VHDL: fix some highlighting and folding errors
- fix name match of some
endRegion
- fix some inversion between
Control
,Keyword
andRedirection
styles - fix highlighting of the name on
when name
- fix
if
inif/for ... generate
- add
elsif
/else
withif ... generate
- add folding on
generic/port maps
- add style in
type
definition